The Abstract on page 22, line 1:

INTERLEAVED PROCESSING SYSTEM FOR PROCESSING FRAMES WITHIN A NETWORK ROUTER

ABSTRACT OF THE DISCLOSURE

~~INTERLEAVED PROCESSING SYSTEM FOR PROCESSING FRAMES WITHIN A NETWORK ROUTER~~

A system and method for performing interleaved packet processing ~~in a network router~~. A packet ~~to be routed~~ includes a source address bit pattern and a destination address bit pattern that are ~~each~~ processed by a task processor in accordance with a data tree. ~~The data tree includes multiple nodes linked by branches wherein an instruction that is associated with each node within the data tree is utilized for determining which branch is to be taken in accordance with the source address bit pattern or the destination address bit pattern.~~ A first bank of registers is utilized to load an instruction to be executed by ~~said~~ the task processor at ~~each~~ node<u>s</u> of the data tree in accordance with the source address bit pattern. A second bank of registers is utilized for loading an instruction to be executed by the task processor at ~~each~~ node<u>s</u> of the data tree in accordance with the destination address bit pattern. A task scheduler enables the first bank of registers to transfer an instruction loaded therein for processing by the task processor only during even time cycles and for enabling the second bank of registers to transfer an instruction loaded therein for processing by the task processor only during odd time cycles.

No extension of time for this response is believed to be necessary. However, in the event an extension of time is required, that extension of time is hereby requested. Please charge any fee associated with an extension of time as well as any other fee necessary to further the prosecution of this application to **IBM CORPORATION DEPOSIT ACCOUNT No. 09-0457**.

Respectfully submitted,

Matthew W. Baca
Registration No. 42,277
DILLON & YUDELL LLP
8911 North Capital of Texas Highway
Suite 2110
Austin, Texas 78759
(512) 343-6116

ATTORNEY FOR APPLICANTS